difftastic/vendored_parsers/tree-sitter-vhdl/test/highlight/architecture_body.vhdl

5 lines
90 B
VHDL

architecture a of e is
begin
end architecture b;
-- ^ error.misspeling.name